Abstract-Due to the increasing complexity of today's embedded systems, the design on higher levels of abstraction becomes more and more important. In this context, modeling languages such as UML and its profile MARTE received significant attention in the recent past. They provide formal descriptions that can be exploited to automatically generate initial implementations of a system e. g. in SystemC. While corresponding approaches have been developed in the past, they often focused on functional specifications. Besides that, also non-functional behavior such as clocking constraints needs to be considered in this process. In this work, we propose an approach which addresses this gap. Given a formal specification of clocking constraints specified in the Clock Constraint Specification Language (CCSL; a MARTE accessory), we propose an automatic code generation scheme which enriches an existing SystemC implementation by a module triggering the desired clocks in the system.
I. INTRODUCTION
Today's embedded systems are composed of a significant amount of components such as gates and signals. At the same time, they are enriched with additional sensors and actors eventually forming a so called cyber-physical system. As a consequence, such systems have reached an intrinsic complexity which led to serious challenges for their design and implementation. This development is also reflected in the design flow which accordingly evolved over the last decades.
While a textual specification always has been the starting point of the design process, the actual implementation was and still is conducted on several abstraction levels. The Electronic System Level (ESL) is considered the highest implementation level thus far. Here, languages such as SystemC are applied which provide description means for both software and hardware. This allows for the realization and simulation of respective components prior to the hardware/software partitioning. Afterwards, the resulting hardware components are precisely implemented as descriptions on the Register Transfer Level (RTL) using languages like VHDL or Verilog. From these descriptions, the respective hardware blocks are realized through the gate level, transistor level, etc., to an actual chip.
The design tasks in the lower abstraction levels have received significant improvements e. g. by automatic methods for synthesis, optimization, and verification. However, the initial implementation of an ESL description from a given (textual) specification still constitutes a serious gap in today's design flow and usually is performed manually.
In order to close this gap and inspired by corresponding developments in software engineering, researchers and designers started the consideration of modeling languages such as the Unified Modeling Language (UML, [1] ). They provide a "bridge" between the given specification and its initial implementation by providing (formal) description means while, at the same time, hiding precise implementation details. In the design of embedded and cyber-physical systems, particularly the Systems Modeling Language (SysML, [2] ) as well as the Modeling and Analysis of Real-time and Embedded systems profile (MARTE, [3] ) finds considerable attention. They build the basis for an emerging abstraction level recently denoted as Formal Specification Level (FSL, [4] ).
Having a formal specification e. g. by means of MARTE descriptions allows to get a better understanding of the intended design and to detect errors early in the design process (using methods as proposed e. g. in [5] ). Moreover, such descriptions also enable an automatic generation of initial implementations and, by this, aid a design step which was mainly conducted manually thus far.
First approaches which translate FSL-descriptions into ESL-descriptions have been proposed in [6] , where SysML diagrams are translated into SystemC modules, and in [7] , where MARTE descriptions are linked to SystemC via a polyhedron and a loop model. Later, in [8] a strategy has been proposed which relied on sequence diagrams from MARTE to generate corresponding SystemC implementations. All these approaches focus on the functional translation of a formal specification.
But, in addition to the common modeling tools MARTE offers a sophisticated time modeling mechanism. It extends the primitive timing profile of the UML with mechanisms to model time (TimeStructure) and to access time (Clocks) [9] . This includes a formal language to describe the behavior of the clocks: the Clock Constraint Specification Language (CCSL, [10] ).
The CCSL defines clocks and their relations to each other including ticking coincidences or order of ticks over several clocks. These specifications can be utilized during the design of a system whenever the question "When?" is asked. The semantics of the CCSL have been formally defined in [11] .
Based on this, several approaches have been proposed in the past which aim for the simulation and verification of CCSL constraints. For example, the work presented in [12] , [13] addressed VHDL generating observers to check the compliance of a CCSL specification, i. e. they simply skipped the ESL and directly proceeded to RTL. An alternative approach was to generate Promela code for verification, which was checked afterwards using the Simple Promela Interpreter (SPIN) [14] . An analysis of CCSL statements was also done in [15] , [16] , where a so-called polychrony clock calculus is generated and checked using the Signali language. Disadvantageous at this approach is that the handling of non-deterministic parts cannot be chosen. Polychrony can only be generated after eliminating the non-determinism.
These approaches are partially integrated in TimeSquarethe main framework to simulate and visualize clocks which is available as a plugin for eclipse [17] . TimeSquare consists of an editor for CCSL, a clock calculus to generate clock traces, and a verification part to check the correctness of clock traces. The user can choose several simulation policies to handle nondeterministic parts of CCSL. Waveforms can be generated and the Papyrus tool offers a graphical view of the simulation. However, TimeSquare offers traces, which -once completed -cannot interact with the rest of the system. This limits the applicability of CCSL within the entire design flow sketched above. More precisely, while formal specifications such as MARTE can be utilized in order to create initial SystemC implementations, corresponding clock constraints are not handled thus far.
In this work, we are addressing this issue. An approach is proposed which translates CCSL into SystemC and, by this, allows for the simulation of the specified clocks in SystemC. We assume thereby that a complete SystemC description of the desired system is already available (e. g. by means of the code generation approaches mentioned above). Then, our approach adds one further module, a TimeController, to this implementation which handles the clock behavior specified in the CCSL and triggers the available clocks as desired. The corresponding CCSL constraints are thereby accordingly considered. The resulting SystemC implementation can then be utilized to simulate not only the functional but also the clock behavior of the design according to the specification. The proposed approach is described in the remainder of this paper as follows: Section II briefly reviews CCSL and SystemC while Section III introduces the general idea of our solution. Afterwards, Section IV describes the implementation of our approach in detail, while Section V illustrates its application by means of an example. Section VI concludes the paper.
II. PRELIMINARIES
This section reviews the background of both, the Clock Constraint Specification Language (CCSL) as a part of the UML/MARTE specification [3] and SystemC [18] as the quasi-standard language for simulation at the ESL.
A. The Clock Constraint Specification Language (CCSL)
The Modeling and Analysis of Real-time and Embedded systems profile (MARTE) for UML provides a language for describing timing constraints: the Clock Constraint Specification Language (CCSL) [3] . Central part of the underlying time definition are instants, i. e. moments in the raw, unordered time, defined by clock ticks. The clock is an instrument to access a set of instants [11] : Certain processor cycles at the beginning of the clock are reserved for computations which set up the system. Those are labeled by the commands which shall be executed in the respective instant. In Fig. 1 , these labels are denoted below the dots representing the instants.
Clocks in general can be logical or chronometric [3] . The main difference between both is, that the intervals of logical clock ticks can vary concerning physical time. Logical clocks can refer to any event like processor cycles or sensor data, while chronometric clocks refer to physical time and can also be dense.
Concerning a simulation with SystemC, the target system is discrete and, because of that, provides only logical time. This directly follows from the clock of the processor as basic clock, which itself is a logical clock, counting processor cycles. For that reason, all clocks are simulated as logical discrete clocks and chronometric dense clocks will be simulated in a discrete manner, too.
From the clocks, a time structure can be derived [11] : Some of these instant relations are also CCSL statements: I n s t a n t i 1 i s s u n d a y s ; I n s t a n t i 2 i s c h r i s t m a s ; I n s t a n t i 3 i s s u n d a y s ; I n s t a n t i 4 i s days ; i 1 s t r i c t l y p r e c e d e s i 4 ; i 3 c o i n c i d e n t W i t h i 4 ; i 3 p r e c e d e s i 2 ;
These instant relations affect the instants to which they are referring to, but not the rest of the instants of the clock. In other words, from the instants no behavior of the clocks can be derived. It not even is possible to force instants to appear. In fact, instants may just be specified in order to describe a forbidden behavior rather than a desired behavior. This is illustrated in Example 2, where not all instants of the clock days are supposed to be Advent days.
Hence, instants will be reported, when they appear, but their appearance has no further effect on the clocks. In contrast, if instant relations are defined for all instants of the clock, they become clock relations (or clock definitions, in terms of CCSL). These clock relations constrain the complete behavior of the clocks, so they can be used to generate a specified behavior. A list of all possible expressions is given in Table  I , which contains all statements and a short explanation of their semantics. CCSL offers various expressions to define clocks and to express relations between them. In Table I , they are sorted concerning their kind of clock expression (column kind), which can be a clock definition (def), a clock relation (rel), or a chrono-nonfunctional-property (cnfp). The category refers to the fashion in which they are translated to SystemC (this is discussed later in Section IV-B).
New clocks (from clock definitions) are always subclocks, i. e. their ticks are a subset of the ticks of their reference clock(s). In this paper, we will focus on the generation of clock behavior.
In principle, clock behavior can be defined in two fashions.
• According to the fact whether clocks are grouped (e. g. tick together or not) and • according to the fact how a clock behaves with respect to other clocks (e. g. being periodic to another clock)
Formally, grouping clocks can be expressed as a binding.
Module1

Module2
Module3
Clock1 Clock2 Clock behavior over time in relation to other clocks can be described by using several terms, which is considered later in Section IV-B.
B. SystemC
As a class library for C++, SystemC is used to implement and simulate systems at a high abstraction level, i. e. at the ESL. SystemC provides proper description means supporting hardware-specific properties [10] in addition to the software syntax which comes with C++ anyway.
A SystemC description of a system consists of modules, which are connected via ports and communicate using signals. The modules own specific processes, which can be sensitive on certain signals, i. e. they react on value changes on these signals.
Such descriptions are abstract enough so that they do not require a hardware/software partitioning, i. e. it is not necessary to decide whether a module shall be realized as hardware or software. At the same time, the description is precise enough to enable a complete simulation of the implemented system. SystemC can model specific hardware properties like interprocess communication, parallelism, and synchronization.
SystemC has been certified by the IEEE in 2005 [18] and is a de-facto-standard in the industry.
III. PROBLEM FORMULATION AND GENERAL IDEA Using modeling languages like UML enables the precise specification of the structure as well as the behavior of a system to be implemented. At the same time, additional description means provided by extensions such as MARTE enable the specification of non-functional properties such as timing. In this work, we focus on timing requirements specified in CCSL as introduced in the previous section.
The considered scenario is the following: Given an initial MARTE specification, all structural and functional aspects of the system have already been implemented in SystemC (e. g. using the approaches from [6] , [7] , [8] ), i. e. a SystemC implementation composed of several modules, attributes, methods, but also clocks is already available (see Fig. 3 ). However, the respective timing behavior of the clocks has not been realized yet. Hence, in the next step an extension to the SystemC implementation needs to be created, which triggers all clocks according to the specification provided by the respective CCSL constraints. Thus far, this extension has been created manually. In this work, we propose an automatic approach. 
cnew ticks with c 2 , if c 1 has ticked since the last tick of c 2 rel C -c 1 isPeriodicOn c 2 period n c 1 has a pause of n ticks on c 2 between its ticks, then c 1 → c 2 rel C -c 1 isSporadicOn c 2 gap n c 1 has a pause of at least n ticks on c 2 between its ticks, then The general idea is to extend the existing SystemC implementation by a TimeController as shown in Fig. 3 . This controller can access all clocks and is capable of triggering them. At the same time, it incorporates all CCSL constraints ensuring that the controller only triggers clocks when this accords to the respective specification. More precisely, for any considered system state during the execution of the SystemC implementation, the TimeController traverses all clocks and checks whether clocks can tick, cannot tick, or must tick according to events in former system states.
The semantics of the CCSL constraints can thereby be distinguished between two kinds of constraints: Some constraints are based on former system states, e. g. if one clock has ticked, two steps later another clock must tick. Other constraints are the bindings which contain information about the distributions of clocks between the sets of clocks which will tick or not. A binding does not state that a clock must or must not tick in general. Bindings group several clocks together, i. e. depending on the kind of binding, both clocks can tick or not tick together, but both clocks cannot tick alone. At this stage, no information about the ticking behavior of the clocks is stored in the can list. These clocks are not forced to tick but also not forbidden to tick. On the other side, it is also not possible to decide in general, whether they shall tick or not. If there are e. g. two clocks in the can list which exclude each other, it is not allowed to let both of them tick.
To prevent the system from remaining in such an idle state, a policy can be defined. In our solution, we already provide simple policies. However, further ones can easily be defined by the user. This mechanism is, to the best of our knowledge, not considered in any FSL language and especially not in UML or CCSL.
Policies choose a clock and assign it to the must or cannot list. Afterwards it is checked which implications can be concluded from this assignment. If the assignment leads to a contradiction, the clock is assigned to another list (e. g. if the first assignment was "let the clock not tick", it is now tried whether an assignment "let the clock tick" works) and implications are checked again. If this leads to a contradiction, too, a contradiction in the specification might be detected. If the can list is not empty, this is repeated, until all clocks in it are assigned.
At the end of this procedure, a valid assignment for all clocks is determined. A contradiction in a simulation like mentioned above does not necessarily mean that the specification is erroneous, but the combination of the specification with the chosen ticking policy may cause problems. At some stages, an unwisely chosen policy may have effects to some system states, which cause problems in later states. While the evaluation of the respective CCSL constraints is trivial for simple examples as illustrated above, more elaborated constraints may occur. For this purpose, the TimeController needs to be enriched by a proper data structure as well as corresponding implementations. How they are generated for different CCSL constraints is described next.
IV. IMPLEMENTATION
This section first outlines the data structure used in the proposed solution in order to translate CCSL constraints into SystemC. Afterwards, the translation scheme is described. The application of the patterns presented here are illustrated in Section V.
A. Applied Data Structure
The TimeController is implemented in SystemC and, hence, based on C++. To properly represent and compute the timing behavior, three C++ classes are applied:
• The TimeController itself is the unique computing instance, controlling the interaction between the other objects. As depicted before in Section III, it has access to the lists of clocks which can, cannot, or must tick. Additionally it owns the bindings representing how clocks are bound together as well as the respectively applied policy.
• For each clock, an additional ClockMonitor is added which represents information on earlier events that might affect the current ticking behavior. From the information in the ClockMonitor, the first assignment of this clock to the can/cannot/must-lists is performed. Additionally, the ClockMonitor holds information on how the ticking of its clock does affect the behavior of the other clocks.
• Finally, Bind objects represent the bindings as reviewed in Section II-A. They can access the information stored in ClockMonitor objects of the respectively involved clocks. Based on this information, it is decided whether, according to the current state of the monitors, an assignment of a clock to the can/cannot/must-lists has to be changed to satisfy this binding. Alternatively, the existence of a contradiction can be detected. Fig. 4 shows the resulting structure. For each clock to be simulated a ClockMonitor object is created which is owned by the TimeController. Depending on the given CCSL constraints, these ClockMonitor objects may be enriched with further Bind objects. Based on this data structure, CCSL statements can accordingly be expressed in SystemC.
B. Representation of CCSL in the Framework
CCSL contains a rich variety of expressions (see Table I) which require different realizations within the proposed SystemC scheme. Therefore, the total set of possible CCSL expressions is categorized with respect to their representation in terms of bindings, conditions, etc. In total, six different categories (A to F) are considered which are also respectively indicated in Table I . In the following, the respective handling of CCSL constraints from each category is described 1 . A The first category is composed of expressions which can be defined and translated using the bindings ↔ and → from Definition 3 as well as conditions evaluating to Boolean values only. They can be realized in a straightforward fashion using the respective ClockMonitor object with no further restrictions. Only a respective Bind object is created which accordingly binds the considered clocks together. B CCSL expressions stating clock bindings conditioned by other clocks ticks (e. g. #) are summarized in this category. Here, a clock is only bound to another, if other clocks tick, tick not, or if they have certain clock-specific properties like emptiness. Again, these constraints are realized by creating simple Bind objects to the affected ClockMonitor objects. The respective conditions can easily be checked by those objects. C The CCSL expressions in this category restrict the ticking of a clock in relation to the ticking defined by other clocks. This includes -constraints stating that a clock must have ticked until a certain tick of a reference clock occurred (e. g. a clock c 1 must tick, until a clock c 2 has ticked n times, i. e. c 1 .tickIn(n, c 2 )), -constraints stating that a clock must tick in an explicitly specified fashion with another clock (e. g. a clock c 1 may tick together with the n th tick of a clock c 2 , i. e. c 1 .tickExactlyIn(n, c 2 ) ), or -constraints prohibiting a clock to tick until a reference clock has ticked a certain amount of times (e. g. clock c 1 may not tick, until a clock c 2 has ticked n times, i. e. c 1 .lockF or(n, c 2 )). and more complicated behavior. They are implemented using an own implementation of the class Bind. The behavior can be represented by a simple automaton, whose different states affect the behavior of the implementation. It behaves like different bindings in the different states of the automaton. The state-changes are dependent on which clock of a given set of possible clocks ticks. Besides that, CCSL statements may include intervals, tuples, and other vague statements as arguments of timing expressions. Those cause further non-determinisms in the execution. Theoretically, a policy could handle this, but would need more sophisticated policies compared to the ones described above. Hence, such vague statements are omitted at this stage. However, future contributions with more elaborate policies might include vague statements.
The next section gives an example, how a CCSL specification can be implemented in SystemC and how it behaves during the simulation.
V. APPLICATION
In this section, the generation of a SystemC implementation for a given set of CCSL constraints is illustrated by means of an example. To this end, the considered example is briefly introduced first. Afterwards, the code generation process and the execution of the resulting implementation is illustrated. All code generation has been conducted using an Xtext-based parser.
A. Considered Example
We illustrate the application of the proposed solution by means of a communication satellite scenario depicted in Fig. 5 . This example displays special timing constraints due to the specific conditions in space, where a behavior timed by positions of celestial bodies in relation to each other is needed. Additionally this scenario is inspired by the works of the cooperation partner of our graduate school System Design (SyDe), the German Aerospace Center (DLR). Space missions have very strict timing constraints -logical as well as chronometric -and, hence, work with very different time dimensions: from milliseconds, when e. g. the rocket starts, to years or longer, when the journey time to the target is considered. This makes it very attractive to model these dimensions at the FSL.
The satellite orbits the earth at a certain height and needs 10 hours to circumnavigate the earth. Energy is gained using a solar panel. If the earth's shadow is passed and the panels do not gain enough energy, the power supply is switched to batteries.
To hold its orbit, the satellite has two rocket engines which are fired electrically. This firing needs a significant amount of energy and, because of that, is not allowed while passing the shadow. The height is checked at least once a day, but, due to the rapid temperature change, cannot be checked if an To model this behavior, several events are described:
• Minutes, hours and days -all defined through one central clock -60 minutes = 1 hour -24 hours = 1 day • Entering the earth's shadow and sunlight -one circumnavigation lasts 10 hours -flying through the shadow lasts 3 hours • Times to adjust the antenna -every minute • Times to check the orbit -every minute -not during dusk and dawn -not more often than once in five minutes The resulting CCSL description is given in Fig. 6 . This includes various CCSL expressions. The constraints isPeriodicOn and isSporadicOn are expressions from category C, i. e. they restrict when -in relation to their clocks -a clock can tick. Both state that the restricted clock is a subclock of the reference clock. But while isPeriodicOn lets the new clock tick with every period+1 st tick of the reference clock, isSporadicOn just states that at least gap ticks of the reference clock must be between two ticks of the subclock. The # statement forbids two clocks to tick at the same time. It is a statement making the clock's behavior depending from other clocks and, hence, is a constraint from category B. The isFasterThan-expressions belongs to category E and, therefore, restricts the number of ticks, i. e. checkOrbit must tick more often than days. The last expression -haveOffset -states that every tick of enterLight is followed by a tick of enterShadow with the fifth tick on the reference clock hours.
B. Generating SystemC
As outlined before, we assume that all functional behavior of the system is already implemented in SystemC. Then, the CCSL description from Fig. 6 is translated to a SystemC module as described in the previous section. The respectively added code lines are provided in Fig. 7 .
First, the module's basic structure is generated. This includes the surrounding structures in lines 1-2 and the conclu- Fig. 6 , corresponding ClockMonitor objects are generated (see lines [14] [15] [16] [17] [18] [19] [20] [21] [22] . Since the clock minutes is chronometric, the period to the internal clock is adjusted accordingly (line 14). Furthermore, a port is added for every clock which is directed by the TimeController (see lines [5] [6] [7] [8] [9] [10] . This is needed in order to trigger the respective tickings.
Finally, the respective constraints are implemented (see lines 24-36). First, the isPeriodicOn constraints are realized using to the clocks hours, days, and enterLight. This is a constraint from category C. For a more detailed explanation, consider: Here, hours is the clock which is restricting itself by an exact ticking call. So, internally, the CCSL framework forms a triple of the parameters, where hours is the target clock to be restricted, minutes is the reference clock, and period_33 is the duration of the restriction (which is set to 59.0 in line 24). This triple is added to the exact ticking call list of the ClockMonitor for hours. As isPeriodicOn is a subclocking statement where the restricted clock is a subclock of the reference clock, a Bind object is created, which prevents hours from ticking, if minutes is not ticking (hours → minutes). The other isPeriodicOn statements are generated analogously.
Afterwards, isFasterThan (line 31) is added to checkOrbit. Internally checkOrbit restricts days by restricting the number of ticks for days. The ClockMonitor checkOrbit has to tick more often. Internally, days is added to the tick granting list of checkOrbit and the initial ticks of days are set to 0, i. e. checkOrbit has to tick first to grant more ticks to days.
The realization of isSporadicOn in line 33 is similar to the realization of isPeriodicOn. The difference is only that the triple is not added to the exact ticking call list, but to the lock list.
Both # statements in lines 34-35 are realized by creating an internal Bind object. This guarantees that they will not tick together. The last CCSL expression, haveOffset, is again very similar to isPeriodicOn. However, the target clock is not the restricting clock enterLight, but the offset clock enterShadow. The reference clock is hours and the duration is offset_36 as defined in line 30. The offset clock is now a subclock of hours.
After automatically generating the complete module, the user only has to connect the ports manually to their respective clocks. Then, the simulation can be started.
C. Running the Simulation
Having the automatically generated SystemC realization of the CCSL constraints, simulations on them can be performed by simply invoking the method run in every simulation step. Corresponding policies can additionally be enforced as e. g. illustrated in line 42 defining a simple maximum policy. Each simulation step consists of three phases: 1) At the beginning of every simulation step, all ClockMonitor objects are asked by the TimeController whether they are allowed to tick, they have to tick, or they are not supposed to tick, and are assigned to the respective list (can, cannot or must). The ClockMonitors assume thereby logical clocks except for the clock minutes which is chronometric. This clock reports either that it must or cannot tick (always a definite answer) dependent on the system clock clk, which represents physical time.
All other ClockMonitors decide their ticking abilities depending on earlier simulation steps. This may be influenced e. g. by the number of ticks which were granted by other clocks who are restricting their number of ticks or locks (which forbid ticking). In the first simulation step, all report that they can tick, except enterShadow which cannot tick until enterLight has. 2) For all ClockMonitor objects in the can list, the TimeController has to decide whether they shall tick or not. To do so, all Bind objects are checked, if there is ClockMonitors iterate all their saved ticking calls and locks and decrease the respective duration until the lock is solved or a ticking call must be served. In the further simulation, these three phases are repeated in every simulation step. Until minutes ticks again, no clock can tick. But with the 60 th tick of minutes, hours will tick again, with the 5 th tick checkOrbit can tick and so on. In every step this process is repeated until the simulation is terminated.
VI. CONCLUSIONS AND FUTURE WORK
In this paper, we propose a translation of MARTE CCSL descriptions to SystemC. Assuming the rest of the system already existing in SystemC, we added the behavior described in CCSL, by creating a TimeController module. This triggers the ticking of the clock modules using our CCSL framework to compute, whether a clock ticks or not.
CCSL statements were translated using their characteristics to define a simple data structure fitting all CCSL statements. During the simulation in each cycle the set of ticking clocks is computed and the ticks in the respective modules are triggered.
Our further research will focus on improving the framework e. g. by improving the policies for better reasoning. The policies shortly touched in Section III are still quite simple. They neither take the relations between clocks in account nor their restrictions by their own ticking behavior. Furthermore there is a lack of specification means for policies for the user. At the moment, the user has to implement the policy interface manually, which is not desired during a specification process on FSL. To find better description means here is another target of our further work.
